

UTILITY
PATENT APPLICATION
TRANSMITTAL

For new nonprovisional applications under 37 CFR
1.53(b)

Attorney Docket No.

P00,0253

First Named Inventor or Application Identifier

Tomoyuki Hirano et al,

Express Mail Label No: # EL497037951US

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

JC135 U.S. PTO
09/545549
04/07/00

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ Specification [Total Pages 28]
2. ☒ Drawing(s) (35USC 113) [Total Pages 7]
3. ☒ Declaration and Power of Attorney [Total Pages 2]

- a. ☐ Newly executed declaration (Original copy)
b. ☐ Copy from prior application (37CFR 1.63(d))
(for continuation/divisional with Box 14 completed)

[Note Box 4 Below]

- i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting
Inventor(s) named in the prior application,
see 37 CFR 1.63(d)(2) and 1.33(b).

4. ☐ Incorporation By Reference (usable if Box 3b is checked)
The entire disclosure of the prior application, from which a
copy of the oath or declaration is supplied under Box 3b,
is considered as being part of the disclosure of the
accompanying application and is hereby incorporated by
reference therein.

ACCOMPANYING APPLICATION PARTS

5. ☐ Assignment Papers (cover sheet & documentation)
6. ☒ Letter under 37 CFR 1.41(c).
7. ☐ English Translation Document (if applicable)
8. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
9. ☒ Preliminary Amendment
10. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
11. ☐ Small Entity ☐ Statement filed in prior application,
Statement(s) Status still proper and desired
12. ☒ Certified Copy of Priority Document(s) Japanese
Application No. P11-102048 filed April 9, 1999
13. ☐ Other:

14. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) ☐ of prior application No: /

CLAIMS AS FILED

(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) BASIC FEE \$690.00
TOTAL CLAIMS 20	4			
INDEPENDENT CLAIMS 3	2			
	ANY MULTIPLE DEPENDENT CLAIMS? (YES (X) NO			
			TOTAL FILING FEE ->	\$690.00

☒ The Commissioner is hereby authorized to charge any additional fees which may be required in connection with this application, or credit any overpayment to ACCOUNT NO. 08-2290. A duplicate copy of this sheet is enclosed.

☒ A check in the amount of \$ 690.00 to cover the filing fee is enclosed.

15. CORRESPONDENCE ADDRESS

HILL & SIMPSON
A Professional Corporation
233 South Wacker Drive - 85th Floor Sears Tower
Chicago, Illinois 60606
Telephone (312) 876-0200 - Fax (312) 876-0898

SIGNATURE:

491:1190
U-11

DATE: April 7, 2000

HILL & SIMPSON
A PROFESSIONAL CORPORATION
ATTORNEYS AND COUNSELORS AT LAW
CHICAGO, ILLINOIS 60606-6592

JOHN D. SIMPSON*
JAMES A. MOEHLING
DENNIS A. GROSS
ROBERT M. BARRETT
STEVEN H. NOLL
KEVIN W. GUYNN
SCOTT W. PETERSEN
ROBERT M. WARD
BRETT A. VALIQUET
GEORGE C. SUMMERFIELD**
LEWIS T. STEADMAN, JR.
EDWARD A. LEHMAN
DAVID R. METZGER
TODD S. PARKHURST
JOHN R. NYWEIDE
JAMES D. HOBART
MELVIN A. ROBINSON
C. GRANT MCCORKHILL
JOSEPH P. REAGEN
MICHAEL R. HULL
MICHAEL S. LEONARD
WILLIAM E. VAUGHAN

PATRICIA A. KANE
BRYAN J. LEMPIA
PATRICK B. LAW***
THOMAS C. BASSO
MARK BERGNER
LISA A. CARROLL

LEWIS T. STEADMAN
JAMES VAN SANTEN
MARVIN MOODY
J. ARTHUR GROSS
OF COUNSEL

DOLORES K. HANNA
SPECIAL TRADEMARK COUNSEL

CHRISTOPHER P. RAUCH
REG. PAT. AGENT

**MICHIGAN BAR ONLY
***D.C. AND MISSOURI BARS

CHICAGO OFFICE
85TH FLOOR SEARS TOWER
CHICAGO, ILLINOIS 60606
TELEPHONE (312) 876-0200
FACSIMILE (312) 876-0898
E-MAIL: counsel@hillfirm.com

WASHINGTON OFFICE
SUITE 1004-BLDG. I
2001 JEFFERSON DAVIS HIGHWAY
CRYSTAL CITY
ARLINGTON, VIRGINIA 22202
TELEPHONE (703) 415-1515

*MUNICH OFFICE
FRANZ-JOSEPH STRASSE 38
D-80801 MUNICH, GERMANY
49-89-3840720

April 6, 2000

Hon. Assistant Commissioner for Patents
Washington D.C. 20231


Re: Proposed Patent Application for TOMOYUKI HIRANO and HAYATO IWAMOTO entitled "METHOD FOR FORMING CAPACITOR" Attorney Docket No. P00,0253

SIR:

Under the provisions of 37 CFR § 1.41 (c), I am filing the attached application with 4 claims, 7 sheets of informal drawings and filing fee on behalf of TOMOYUKI HIRANO and HAYATO IWAMOTO and request that the application papers be assigned a serial number and filing date.

I request that the application be assigned a Serial No. and Filing Date pursuant to the provisions of 37 C.F.R. § 1.53(b) and 37 C.F.R. § 1.53(f).

Respectfully submitted,


John D. Simpson (Reg. No. 19,842)
Attorney for Applicant

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

PRELIMINARY AMENDMENT ACCOMPANYING APPLICATION

APPLICANT: TOMOYUKI HIRANO ET AL

ATTORNEY DOCKET NO P00,0253

SERIAL NO.:

DATE FILED: (filed concurrently herewith)

INVENTION: **METHOD FOR FORMING CAPACITOR**

Assistant Commissioner of Patents and Trademarks
Washington DC 20231


S I R:

Between the title and the heading "Background of the Invention" on page 1, insert the following:

--RELATED APPLICATION DATA

The present application claims priority to Japanese Application No. P11-102048 filed April 9, 1999 which application is incorporated herein by reference to the extent permitted by law.--

Respectfully submitted,



(Reg. No. 19,842)

John D. Simpson
HILL & SIMPSON
A Professional Corporation
85th Floor Sears Tower
Chicago, IL 60606
Telephone 312/876-0200
Attorneys for Applicant

002040 0154560

METHOD FOR FORMING CAPACITOR

BACKGROUND OF THE INVENTION

Field of the Invention

This invention relates to a method for forming a capacitor, and more particularly relates to a method for forming a capacitor in which semispherical silicon grains are formed on the surface of a cylindrical bottom electrode in the fabrication process of a semiconductor device.

Description of Related Art

The area that the capacitor occupies is being reduced increasingly in a DRAM (Dynamic Random Access Memory) cell with increasing degree of integration and function of the semiconductor device. On the other hand, to prevent soft error due to α ray in order to render a memory cell functional, it is required to secure the capacitance of a certain level and thereby secure the sufficient margin to the noise. In the technical field of the DRAM cell capacitor, a method in which a ferroelectric film having high dielectric constant is used or a method in which a bottom electrode (namely memory node) formed in the shape of cylinder to increase the surface area is used to increase the capacitance has been

applied.

To increase the capacitance the more, Japanese Published Unexamined Patent Application No. Hei 8-306646 proposes a method in which hemispherical grained silicon (referred to as HSG-Si hereinafter) is formed on the surface of an electrode.

A method for forming a cylindrical capacitor to which the above-mentioned method is applied is described herein under.

First, as shown in FIG. 3A, a cylinder core layer 2 consisting of silicon oxide is formed on a substrate 1, and the cylinder core layer 2 is patterned to form a hole core pattern 2a. Next, an amorphous silicon film 3 is formed so as to cover the inside wall of the core pattern 2a, and then the amorphous silicon film 3 on the cylinder core layer 2 is removed partially so as to remain only on the inside wall of the core pattern 2a. As the result, a cylindrical bottom electrode 3a consisting of amorphous silicon is formed. Next, as shown in FIG. 3B, the cylinder core layer 2 on the substrate 1 is removed by means of wet etching.

Next, as shown in FIG. 3C, HSG-Si 5 is formed on the surface of the bottom electrode 3a. At that time, first a natural oxide film (not shown in the drawing) that

has grown on the surface of the bottom electrode 3a is removed by means of etching with diluted hydrofluoric acid (DHF). Next, silane gas (SiH_4) is fed to the surface of the bottom electrode 3a to form a grained Si film (not shown in the drawing), and then the semifinished product is subsequently annealed. Thereby, silicon atoms migrates to the Si grain nuclei on the amorphous silicon surface that is the component of the bottom electrode 3a. As the result, semispherical silicon grains silicon having the Si grain nucleus at the center namely HSG-Si 5 are formed on the surface of the bottom electrode 3a, and a wide surface area of the bottom electrode 3a is formed.

However, the method for forming a capacitor in which the bottom electrode is formed as described herein above is disadvantageous as described herein under.

In detail, organic substance that is generated during the process is deposited on the surface of the core pattern 2a formed on the cylinder core layer 2 described with reference to FIG. 3A. Such organic substance is taken into the core pattern 2a side surface layer of the amorphous silicon film 3 formed so as to cover the inside wall of the core pattern 2a. A natural oxide layer that has grown on the surface of the bottom electrode 3a is

removed by means of etching of the bottom electrode 3a with diluted hydrofluoric acid, but amorphous silicon that is the component of the bottom electrode 3a and organic substance can not be removed by means of etching with diluted hydrofluoric acid. As the result, the surface layer of the bottom electrode 3a where organic substance has been taken in remains.

Because silicon atoms is prevented from migration on the surface layer (namely amorphous silicon) of the bottom electrode 3a where organic substance has been taken in, the growth of HSG-Si 5 is inhibited. Therefore, the growth of HSG-Si 5 is inhibited on the outer peripheral wall surface of the cylindrical bottom electrode 3a formed as described herein above, the sufficiently wide surface area of the bottom electrode 3a can not be obtained. Such circumstance inhibits the maximization of the capacitance.

SUMMARY OF THE INVENTION

It is the object of the present invention to provides a method for forming a capacitor having a cylindrical bottom electrode on which HSG-Si grows sufficiently on the entire exposed surface to maximize the capacitance.

The present invention has been accomplished to solve the above-mentioned problem, and the first method for forming a capacitor of the present invention involves successive steps as described herein under. In the first step an amorphous silicon film is formed so as to cover hole-type or island-type core pattern formed on a substrate. In the second step the amorphous silicon film is removed so that the amorphous silicon film remains on the side wall of the core pattern to thereby form a cylindrical bottom electrode having the peripheral wall that is the amorphous silicon film remaining on the side wall of the core pattern. In the third step the core pattern is removed by means of etching. In the fourth step the natural oxide film formed on the surface of the bottom electrode and the amorphous silicon surface layer that is the component of the bottom electrode are removed by means of etching. In the fifth step semispherical silicon grains are formed on the surface of the bottom electrode.

In the first method for forming a capacitor in accordance with the present invention, before semispherical silicon grains are formed on the surface of the bottom electrode, not only the natural oxide film on the bottom electrode surface but also the amorphous

silicon surface layer that is the component of the bottom electrode is removed. Therefore, contaminant taken into the surface layer of the amorphous silicon film from the side wall of the core pattern is removed together with the amorphous silicon surface layer, and the exposed amorphous silicon surface of the bottom electrode is rendered free from contamination. As the result, the semispherical silicon grains grow sufficiently on the entire surface of the expose surface of the bottom electrode.

In the second method for forming a capacitor in accordance with the present invention, after the same first, second, and third steps as described in claim 1 are carried out to form a cylindrical bottom electrode, and then in the fourth step, the surface layer of the bottom electrode is etched with an aqueous mixture solution containing nitric acid and hydrofluoric acid. Subsequently, in the fifth step semispherical silicon grains are formed on the surface of the bottom electrode.

According to the second method for forming a capacitor in accordance with the present invention, before semispherical silicon grains are formed on the surface of the bottom electrode, the surface layer of the bottom electrode is etched with an aqueous mixture

solution containing nitric acid and hydrofluoric acid. In this etching process, the natural oxide film formed on the surface of the bottom electrode is etching-removed with hydrofluoric acid, and the organic contaminant on the surface of the amorphous silicon film taken into from the side wall of the core pattern is etching-removed with nitric acid. Therefore, the exposed amorphous silicon surface of the bottom electrode is rendered free from contamination, and semispherical silicon grains grow sufficiently on the entire surface of the bottom electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A to FIG. 1G are cross sectional process diagrams for describing the first embodiment and the second embodiment.

FIG. 2A to FIG. 2H are cross sectional process diagrams for describing the third embodiment.

FIG. 3A to FIG. 3C are cross sectional process diagrams for describing a conventional method for forming a capacitor.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The preferred embodiments to which the present invention is applied will be described in detail with

reference to the drawings.

[First Embodiment]

The first embodiment in which the present invention is applied to a method for forming a capacitor that involves a process for forming a negative-type bottom electrode will be described with reference to process drawings FIGS. 1A to 1G.

First, as shown in FIG. 1A, a field oxide film 12 is formed on the top side of a semiconductor substrate 11, and the top surface of the semiconductor substrate 11 is separated into an active area and field area on which the field oxide film 12 is formed. Next, an inter-layer insulating film 13 is formed on the entire surface of the semiconductor substrate 11 on which the field oxide film 12 has been formed.

Next, the inter-layer insulating film 13 is subjected to anisotropic etching with aid of a resist pattern used as a mask not shown in the drawing to thereby form a contact hole 14 that extends to the semiconductor substrate 11 on the inter-layer insulating film 13. Herein, a diffusion layer formed on the semiconductor substrate 11 just under the contact hole is not shown in the drawing. Then, the resist pattern is removed, and a conductive layer is embedded in the internal of the

contact hole 14 to obtain a contact electrode 15 that is connected to the semiconductor substrate 11. Next, an etching stopper layer 16 is formed on the inter-layer insulating film 13 and the contact electrode 14. The etching stopper layer 16 is a layer having a film thickness of, for example, 100 nm consisting of silicon nitride to be served as a stopper layer when a cylinder core layer is removed later.

Next, as shown in FIG. 1B, a cylinder core layer 17 having a film thickness of 600 nm consisting of silicon oxide base material is formed on the etching stopper layer 16. Examples of silicon oxide base material of the cylinder core layer 17 include NSG (non-doped silicate glass), BPSG (boro phospho silicate glass), and PSG (phospho silicate glass), and the cylinder core layer 17 is formed by means of LP (low pressure)-CVD (chemical vapor deposition) process with aid of TEOS (tetraethoxy silane) base gas or CVD process with aid of O₃ (ozone) gas and TEOS base gas.

The cylinder core layer 17 and etching stopper layer 16 are patterned by means of etching with aid of a resist pattern used as a mask not shown in the drawing to form a hole core pattern 17a so as to expose the contact electrode 15. After etching, the resist pattern is

removed.

Next, as shown in FIG. 1C, an amorphous silicon film 18 is formed on the top surface of the cylinder core layer 17 so as to cover the inside wall of the core pattern 17a. An example of a condition for forming the amorphous silicon layer 18 by means of LP-CVD process is shown herein under. Herein, sccm denotes standard cubic centimeter/minutes.

Film forming gas and flow rate:

silane (SiH_4) = 1000 sccm

phosphorus hydride (PH_3) = 35 sccm

Film forming atmosphere pressure: 150 Pa

Substrate temperature: 530°C

Film thickness: 100 nm

The amorphous silicon film 18 may be formed by use of disilane as the film forming gas. An example of condition for forming the amorphous silicon film by use of disilane is shown herein under.

Film forming gas and flow rate:

disilane (Si_2H_6) = 1000 sccm

phosphorus hydride (PH_3) = 35 sccm

Film forming atmosphere pressure: 150 Pa

Substrate temperature: 480°C

Film thickness: 100 nm

The amorphous silicon film 18 containing phosphorus (P) that is connected to the contact electrode 15 on the bottom of the core pattern 17a is obtained as described herein above.

Then, as shown in FIG. 1D, the portion of the amorphous silicon film 18 disposed on the cylinder layer 17 is removed by means of CMP (chemical mechanical polishing) process. Thereby, the cylindrical bottom electrode 18a having the amorphous silicon film 18 that covers only the inside wall of the core pattern 17a is formed.

The amorphous silicon film 18 disposed on the cylinder core layer 17 is removed by means of CMP process in the above-mentioned case, otherwise a method, in which a silicon oxide film (for example, NSG) is formed is formed on the amorphous silicon film 18 at a temperature that is not favorable for crystallization of amorphous silicon, the silicon oxide film and amorphous silicon film 18 are removed by means of isotropic RIE (reactive ion etching) process from the surface side of the silicon oxide film to thereby remove partially the amorphous silicon film 18 excepting the amorphous silicon film 18 that covers the inside wall of the core pattern 17a, may be applied.

Next, as shown in FIG. 1E, the cylinder core layer

17 consisting of silicon oxide base material is selectively removed by means of wet etching with diluted hydrofluoric acid to remove the core pattern 17a. Thereby, only the bottom electrode 18a consisting of amorphous silicon remains on the inter-layer insulating film 13. In the wet etching process described herein above, for example, a diluted hydrofluoric acid containing fluorine hydride (HF) and water (H₂O) in the ratio of 1:20 is used and the etching time is 700 seconds. At that time, because the inter-layer film 13 is covered with the etching stopper layer 16, the inter-layer film 13 is not subjected to etching.

After the above-mentioned process, as shown in FIG. 1F, a natural oxide film (not shown in the drawing) that has grown on the top surface of the bottom electrode 18a and the exposed amorphous silicon surface layer, which is a component of the bottom electrode 18a, are removed by means of etching. Herein, the natural oxide film (not shown in the drawing) and the exposed amorphous silicon surface layer, which is a component of the bottom electrode 18a, are removed by means of wet etching with strong alkaline aqueous solution etchant. At that time, pH of the strong alkaline aqueous solution is 9 or higher, an aqueous mixture solution containing ammonium fluoride

(NH_4F) and hydrogen fluoride (HF) in the ratio of 200:1 (by volume) is used, and approximately 5 nm, more preferably approximately 10 nm, thickness of the surface layer of the bottom electrode 18a is removed by means of etching.

A strong alkaline aqueous solutions other than the above-mentioned aqueous mixture solution containing hydrogen fluoride (HF) and ammonium fluoride (NH_4F) such as an aqueous mixture solution containing ammonia (NH_4OH) and hydrogen peroxide (H_2O_2) or an aqueous solution containing potassium hydroxide (KOH) may be used. Otherwise an organic alkaline aqueous solution such as a hydroxylamine (NH_2OH) aqueous solution may be used.

Then, as shown in FIG. 1G, HSG-Si (semispherical silicon grain) 19 is formed on the surface of the bottom electrode 18a. In this case, first the semiconductor substrate 11 on which the bottom electrode 18a has been formed as described herein above is contained in a reaction chamber, and silane gas or disilane gas is fed into the reaction chamber. Thereby, the exposed surface of the bottom electrode 18a is exposed to silane gas or disilane gas, and Si grained film (not shown in the drawing) is selectively formed on the surface of the bottom electrode 18a consisting of amorphous silicon.

Next, supply of silane gas or disilane gas is discontinued, and the semifinished product is annealed in the reaction chamber under the condition of ultra-high vacuum or inert gas atmosphere. Thereby, silicon atoms on the amorphous silicon surface that is the component of the bottom electrode 18a migrate to Si grain nuclei, and HSG-Si 19 grows on the surface of the bottom electrode 18a.

Then, a dielectric film is formed so as to cover the bottom electrode 18a on the surface of which HSG-Si 19 is formed, though it is not shown in the drawing, and then a cell plate that is to be served as the top electrode is formed on the dielectric film to complete the capacitor.

In the method for forming the capacitor, not only the natural oxide film on the bottom electrode 18a surface but also the amorphous silicon surface layer that is the component of the bottom electrode 18a is removed before HSG-Si 19 is formed on the surface of the bottom electrode 18a. Therefore, even though contaminant such as organic substance generated during forming process of core pattern 17a is taken into the surface layer when the amorphous silicon film 18 is formed, the organic substance is removed together with the amorphous silicon surface layer by means of etching. As the result, the

exposed amorphous silicon surface of the bottom electrode 18a is rendered free from contamination, and it is possible that the HSG-Si 19 grows on the entire surface. HSG-Si 19 grows sufficiently on the entire surface of the expose surface of the bottom electrode 18a without adverse effect of contaminant. As the result, it is possible that the surface area is maximized on the entire exposed surface of the bottom electrode 18a, and the capacitance of the capacitor having the bottom electrode 18a is maximized.

[Second Embodiment]

Next, the second embodiment to which a method for forming a capacitor of the present invention is applied is described. The second embodiment is the same as the first embodiment excepting that the surface layer of the bottom electrode 18a is removed by means of dry etching in the process described with reference to FIG. 1F.

In detail, in the second embodiment, a bottom electrode is formed in the same manner as described with reference to FIG. 1A to FIG. 1E, and then in the process shown in FIG. 1F the natural oxide film (not shown in the drawing) formed on the surface layer of the bottom electrode and the amorphous silicon exposed surface layer that is the component of the bottom electrode 18a are

removed by means of dry etching.

An example of dry etching condition is shown herein under.

Etching gas and flow rate:

methane gas (CH_4) = 150 sccm

oxygen gas (O_2) = 60 sccm

Etching atmosphere pressure: 40 Pa

RF bias: 700 W

Etching time: 14 seconds

In this method, as in the case of wet etching with a strong alkaline aqueous solution, because not only the natural oxide film on the surface of the bottom electrode 18a but also the amorphous silicon surface layer that is the component of the bottom electrode 18a is removed by means of etching before HSG-Si 19 grows on the surface of the bottom electrode 18a, the exposed amorphous silicon surface of the bottom electrode 18a is rendered free from contamination. As the result, it is possible that the surface area is maximized on the entire exposed surface of the bottom electrode 18a, and the capacitance of the capacitor having the bottom electrode 18a is maximized as in the case of the first embodiment.

In the process described with reference to FIG. 1F in the above-mentioned first embodiment and second

embodiment, a method for removing the natural oxide film (not shown in the drawing) generated on the surface layer of the bottom electrode 18a and the amorphous silicon surface layer that is the component of the bottom electrode 18a by means of etching is described. Otherwise in this process, wet etching with an aqueous mixture solution containing hydrogen fluoride (HF) and nitric acid (HNO_3) may be used for removing the surface layer of the bottom electrode 18a.

In the case that the above-mentioned wet etching with an acidic aqueous mixture solution is applied, before HSG-Si 19 is formed on the surface of the bottom electrode 18a, the natural oxide film generated on the surface of the bottom electrode 18a is removed by means etching with hydrofluoric acid, and organic substance on the surface of the amorphous silicon film 18 of the side wall of the core pattern 17a is removed by means of etching with nitric acid. Therefore, the exposed amorphous silicon surface of the bottom electrode 18a is rendered free from contamination. As the result, it is possible that the surface area is maximized on the entire exposed surface of the bottom electrode 18a, and the capacitance of the capacitor having the bottom electrode 18a is maximized as in the case of the first embodiment and the

second embodiment.

[Third Embodiment]

In the third embodiment, a method in which the present invention is applied to a method for forming a capacitor having a positive-type bottom electrode will be described with reference to cross sectional process diagrams shown in FIGS. 2A to 2H.

First, as shown in FIG. 2A, as in the case of the first embodiment, a field oxide film 32 is formed on the surface side of a semiconductor substrate 31, and the surface side of the semiconductor substrate 31 is separated into an active area and a field area on which the field oxide film 33 is formed. Next, an inter-layer insulating film 33 is formed on the entire surface of the semiconductor substrate 31 on which the field oxide film 32 is formed.

Next, on the inter-layer insulating film 33, an etching stopper layer 34 having a thickness of 100 nm consisting of silicon nitride is formed on the inter-layer insulating film 33. Thereafter, a contact hole 35 is formed on the inter-layer insulating film 33 and the etching stopper layer 34, and a contact electrode 36 is formed by embedded conductive layer in the internal of the contact hole 35.

Then, the first amorphous silicon film 37 is formed on the etching stopper layer 34 and the contact electrode 36 by means of LP-CVD process as shown in FIG 2B. An example of the condition for forming the first amorphous silicon film 37 is shown herein under.

Film forming gas and flow rate:

silane (SiH_4) = 1000 sccm

phosphorus hydride (PH_3) = 35 sccm

Film forming atmosphere pressure: 150 Pa

Substrate temperature: 530°C

Film thickness: 100 nm

The first amorphous silicon film 37 may be formed by use of disilane gas as the film forming gas. An example of the condition for forming the first amorphous silicon film 37 by use of disilane gas is described herein under.

Film forming gas and flow rate:

disilane (Si_2H_6) = 1000 sccm

phosphorus hydride (PH_3) = 35 sccm

Film forming atmosphere pressure: 150 Pa

Substrate temperature: 530°C

Film thickness: 100 nm

Next, as shown in FIG. 2C, a cylinder core layer 38 consisting of silicon oxide base material having a thickness of approximately 600 nm is formed on the first

amorphous silicon film 37. The cylinder core layer 38 is the same as that used in the first embodiment.

Then, the cylinder core layer 38 and the first amorphous silicon film 37 are patterned by means of etching with aid of a resist pattern as a mask not shown in the drawing to thereby form an isolated island core pattern 38a that is the component of the cylinder core layer 38 on the contact electrode 36. The first amorphous silicon film 37 that is to be the bottom of the bottom electrode remains under the bottom of the core pattern 38a. The above-mentioned resist pattern is removed after etching.

Next, as shown in FIG. 2D, the second amorphous silicon film (namely amorphous silicon film described in claims) is formed so as to cover the core pattern 38a and the first amorphous silicon film 37. The second amorphous silicon film 39 has a thickness of approximately 100 nm, and is formed in the same manner as used for forming the first amorphous silicon film 37.

Next, as shown in FIG. 2E, the second amorphous silicon film 39 is etched until the top surface of the core pattern 38a and the etching stopper layer 35 are exposed so that the second amorphous silicon film 39 remains only on the side wall of the core pattern 38a and

first amorphous silicon film 37. Thereby, the cylindrical bottom electrode 39a comprising the first amorphous silicon film 37 and the second amorphous silicon film 39 that surrounds the core pattern 38a is formed. The second amorphous silicon film 39 is the peripheral wall of the bottom electrode 39a.

Then, in the process shown in FIG. 2F, the core pattern 38a consisting of silicon oxide base material is selectively removed in the same manner as used in the first embodiment described with reference to FIG. 1E so that only the only bottom electrode 39a consisting of amorphous silicon remains on the inter-layer insulating layer 33.

Thereafter, as shown in FIG. FIG. 2G, a natural oxide film (not shown in the drawing) generated on the surface layer of the bottom electrode 39a and the exposed amorphous silicon surface layer that is the component of the bottom electrode 39a are removed by means of etching. Herein, the natural oxide layer (not shown in the drawing) and the exposed amorphous silicon surface layer that is the component of the bottom electrode 39a are removed by means of etching with a strong alkaline aqueous solution etchant. The wet etching is carried out in the same manner as used in the first embodiment described with

reference to FIG. 1F.

Next, as shown in FIG. 2H, HSG-Si 40 is formed on the surface of the bottom electrode 39a. This process is carried out in the same manner as used in the first embodiment with reference to FIG. 1G.

Thereafter, a dielectric film is formed so as to cover the bottom electrode 39a in the same manner as used in the first embodiment, and then a cell plate that is served to be the top electrode is formed on the dielectric film, and thus the capacitor is completed.

In the above-mentioned method for forming the capacitor, as in the case of the first embodiment, not only the natural oxide film on the bottom electrode 39a surface but also the amorphous silicon surface layer that is the component of the bottom electrode 39a is removed before HSG-Si 40 is formed on the surface of the bottom electrode 39a. Therefore, even though contaminant such as organic substance generated during forming process of core pattern 38a is taken into the surface layer when the amorphous silicon film 18 is formed, the organic substance is removed together with the amorphous silicon surface layer by means of etching. As the result, the exposed amorphous silicon surface of the bottom electrode 39a is rendered free from contamination, and it is

possible that the HSG-Si 40 grows on the entire surface. HSG-Si 40 grows sufficiently on the entire surface of the expose surface of the bottom electrode 39a without adverse effect of contaminant. As the result, as in the case of the above-mentioned first embodiment, it is possible that the surface area is maximized on the entire exposed surface of the bottom electrode 39a, and the capacitance of the capacitor having the bottom electrode 39a is maximized.

In the process described with reference to FIG. 2G in the above-mentioned third embodiment, a method in which the natural oxide film (not shown in the drawing) formed on the surface layer of the bottom electrode 39a and the amorphous silicon surface layer that is the component of the bottom electrode 39a are removed by wet etching with a strong alkaline aqueous solution etching is described. Otherwise, dry etching may be applied in this process as described in the second embodiment. In such case, the same effect as obtained in the third embodiment is also obtained.

In this process, an aqueous mixture solution containing hydrogen fluoride (HF) and nitric acid (HNO_3) may be used for etching the bottom electrode 39a. In the case that an acidic aqueous mixture solution is used, the

natural oxide film generated on the surface of the bottom electrode 39a is removed by etching with hydrofluoric acid and organic substance on the amorphous silicon film surface is removed by means of etching with nitric acid before HSG-Si 40 is formed on the surface of the bottom electrode 39a. Therefore, the exposed amorphous silicon surface of the bottom electrode 39a is rendered free from contamination, and the same effect as obtained in the third embodiment is also obtained.

As described hereinbefore, according to the first method for forming a capacitor of the present invention, because not only the natural oxide film on the bottom electrode surface but also the amorphous silicon surface layer that is the component of the bottom electrode is removed before semispherical silicon grains are formed on the surface of the bottom electrode, the exposed amorphous silicon surface of the bottom electrode is rendered free from contamination. As the result, semispherical silicon grains grow sufficiently on the entire surface of the expose surface of the bottom electrode, and it is possible that the surface area is maximized on the entire exposed surface of the bottom electrode, and the capacitance of the capacitor having the bottom electrode is maximized

Furthermore, according to the second method for forming a capacitor of the present invention, because the surface layer of the bottom electrode is etched with an aqueous mixture solution containing nitric acid and hydrofluoric acid before the semispherical silicon grains are formed on the surface of the bottom electrode, the natural oxide film generated on the surface of the bottom electrode is etching-removed with hydrofluoric acid and the organic contaminant on the amorphous silicon surface that is the component of the bottom electrode is etching-removed with nitric acid. Therefore, the exposed amorphous silicon surface of the bottom electrode is rendered free from contamination, and semispherical silicon grains grow sufficiently on the entire surface of the expose surface of the bottom electrode. As the result, it is possible that the surface area is maximized on the entire exposed surface of the bottom electrode, and the capacitance of the capacitor having the bottom electrode is maximized.

WHAT IS CLAIMED IS:

1. A method for forming a capacitor comprising:
a first step for forming an amorphous silicon film so as to cover hole-type or island-type core pattern formed on a substrate,

a second step for removing said amorphous silicon film so that said amorphous silicon film remains on the side wall of said core pattern to thereby form a cylindrical bottom electrode having the peripheral wall that is said amorphous silicon film remaining on the side wall of said core pattern,

a third step for removing said core pattern by means of etching,

a fourth step for removing the natural oxide film formed on the surface of said bottom electrode and the amorphous silicon surface layer that is the component of said bottom electrode by means of etching, and

a fifth step for forming semispherical silicon grains on the surface of said bottom electrode.

2. The method for forming a capacitor as claimed in claim 1, wherein in said fourth step a strong alkaline aqueous solution is used for wet etching.

3. The method for forming a capacitor as claimed in claim 1, wherein in said fourth step dry etching is

applied.

4. A method for forming a capacitor comprising:

a first step for forming an amorphous silicon film so as to cover hole-type or island-type core pattern formed on a substrate,

a second step for removing said amorphous silicon film so that said amorphous silicon film remains on the side wall of said core pattern to thereby form a cylindrical bottom electrode having the peripheral wall that is the said amorphous silicon film remaining on the side wall of said core pattern,

a third step for removing said core pattern by means of etching,

a fourth step for removing the surface layer of said bottom electrode by use of an aqueous mixture solution containing nitric acid and hydrofluoric acid, and

a fifth step for forming semispherical silicon grains on the surface of said bottom electrode.

ABSTRACT

The invention provides a method for forming a capacitor that enables to form HSG-Si on the entire surface of the exposed surface of a cylindrical bottom electrode. A core pattern is formed on the cylinder core layer on a semiconductor substrate, and an amorphous silicon film is formed so as to cover the core pattern. The amorphous silicon film on the cylinder core layer is removed so that the amorphous silicon film remains on the inside wall of the core pattern, and a bottom electrode comprising the amorphous silicon film is formed on the inside wall of the core pattern. The cylinder core layer that is the component of the core pattern is etching-removed, and then the natural oxide film generated on the surface of the bottom electrode and the amorphous silicon surface layer that is the component of the bottom electrode is etching-removed. Thereafter, HSG-Si is formed on the surface of the bottom electrode.

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 1G




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 2G




FIG. 2H




FIG. 3A
RELATED ART




FIG. 3B
RELATED ART





FIG. 3C
RELATED ART



DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

METHOD FOR FORMING CAPACITOR

Case No. P00,0253, the specification of which

(check one) X is attached hereto.
 was filed on _____, as
Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent Office all information which is known to me to be material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, 1.56.¹

I do not know and do not believe this invention was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and I believe that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, and that no application for patent or inventor's certificate on this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as identified below:

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below

Prior Foreign Application(s)

Number

Country

Date _____

P11-102048

Japan

April 9, 1999

and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the above listed application on which priority is claimed:

Prior Foreign Application(s)

Number

Country

Date _____

If no priority is claimed, I have identified all foreign patent applications filed prior to this application:

¹ (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

(1) It establishes, by itself or in combination with other information, a *prima facie* case of unpatentability of a claim, or

(2) It refutes, or is inconsistent with, a position the applicant takes in:

(i) Opposing an argument of unpatentability relied on by the Office, or

(ii) Asserting an argument of patentability

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

Prior Foreign Application(s)

Number

Country

Date

And I hereby appoint Messrs. John D. Simpson (Registration No. 19,842), Dennis A. Gross (24,410), Robert M. Barrett, (30,142), Steven H. Noll (28,982), Kevin W. Guynn (29,927), Robert M. Ward (26,517), Brett A. Valiquet (27,841), Edward A. Lehman (22,312), David R. Metzger (32,919), Todd S. Parkhurst (26,494), James D. Hobart (24,149), Melvin A. Robinson (31,870), Joseph P. Reagen (35,332), Michael R. Hull (35,902), Michael S. Leonard (37,557), William E. Vaughan (39,056) and Lewis T. Steadman (17,074), all members of the firm of Hill & Simpson, A Professional Corporation

Telephone: 312/876-0200 Ext. 3491

my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and direct that all correspondence be forwarded to:

Hill & Simpson

A Professional Corporation

85th Floor Sears Tower, Chicago, Illinois 60606

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor TOMOYUKI HIRANO

Inventor's signature _____ Date _____

Residence Kanagawa, Japan

Citizenship Japan

Post Office Address c/o Sony Corporation, 7-35, Kitashinagawa 6-chome,
Shinagawa-ku, Tokyo, Japan

Full name of second joint inventor,

(if any) HAYATO IWAMOTO

Inventor's signature _____ Date _____

Residence Kanagawa, Japan

Citizenship Japan

Post Office Address c/o Sony Corporation, 7-35, Kitashinagawa 6-chome,
Shinagawa-ku, Tokyo, Japan

002040:04513500